



Improving an analog computer by adding digital electronics and a digital computer interface
by Robert Joseph Horning

A thesis submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE
in Electrical Engineering
Montana State University
© Copyright by Robert Joseph Horning (1979)

Abstract:

The following thesis discusses some possibilities of improving an analog computer by adding digital circuitry and an interface to a digital computer. The thesis work involved modifying an Electronic Associates Inc. TR-48 analog computer and interfacing it to a Digital Equipment Corporation PDP11/03 digital computer. Hardware built as part of the thesis includes circuitry to detect when one of the amplifiers in the analog computer is about to go out of range, circuitry which gives the digital computer the ability to input the output voltage of any amplifier, and circuitry that allows the digital computer to stop and start the analog computer. A real time clock was also built and added to the digital computer as part of the thesis work. All of the hardware implemented is described in detail in the thesis. The thesis also describes an example problem that demonstrates the capabilities of the implemented system. The example problem shows that an analog computer can be greatly improved by adding digital circuitry and a digital computer interface.

The thesis discusses some additional hardware that could be added to the system. It is concluded that giving the digital computer complete control of the analog computer would be unfeasible except for special purpose systems because of the tremendous amount of software that would have to be written on the digital computer.

STATEMENT OF PERMISSION TO COPY

In presenting this thesis in partial fulfillment of the requirements for an advanced degree at Montana State University, I agree that the Library shall make it freely available for inspection. I further agree that permission for extensive copying of this thesis for scholarly purposes may be granted by my major professor, or, in his absence, by the Director of Libraries. It is understood that any copying or publication of this thesis for financial gain shall not be allowed without my written permission.

Signature

Robert J. Warming

Date

5/21/79

IMPROVING AN ANALOG COMPUTER BY ADDING DIGITAL ELECTRONICS
AND A DIGITAL COMPUTER INTERFACE

by

ROBERT JOSEPH HORNING

A thesis submitted in partial fulfillment
of the requirements for the degree


of


MASTER OF SCIENCE


in

Electrical Engineering

Approved:


Chairman, Graduate Committee


Head, Major Department


Graduate Dean

MONTANA STATE UNIVERSITY
Bozeman, Montana

June, 1979

TABLE OF CONTENTS

	Page
I INTRODUCTION	1
1.1 Introduction	1
1.2 A Comparison of the Two Types of Machines	2
1.3 Advantages of Combining an Analog and a Digital Computer	4
II THE IMPLEMENTED SYSTEM	6
2.1 Introduction	6
2.2 The Analog Computer	6
2.3 The Digital Computer	9
2.4 The ADV11-A Analog to Digital Converter	9
2.5 The DRV11-16 Bit Parallel Board	12
2.6 The Real Time Clock	13
2.7 The Over-Range Test Circuitry	19
2.8 A Program to Demonstrate the System	25
III SUGGESTED ADDITIONS TO THE SYSTEM	31
3.1 Introduction	31
3.2 Suggested Hardware Additions	31
3.3 Suggested Software Projects	40
IV CONCLUSION	43
4.1 A Summary of the Thesis	43
4.2 Suggested Future Projects	45
APPENDIX A	
The A/D Converter Distribution Panel Calibration Program .	47
APPENDIX B	
Circuit Description and Schematics for the Real Time Clock	52
APPENDIX C	
Circuit Description and Schematics for Over-Range Circuitry	63
APPENDIX D	
Program Listing for Demonstration Program	69
REFERENCES	81

LIST OF TABLES

	Page
Table 2-1	
Real time clock status register bit assignment	15
Table 2-2	
Over-range test circuitry status register bit assignment .	23

LIST OF FIGURES

	Page
Figure 2-1 System Block Diagram	7
Figure 2-2 Locations of switches, tabs and jumpers on the real time clock	16
Figure 2-3 Setting address to the status register	18
Figure 2-4 Setting the interrupt vector for the status register	18
Figure 2-5 Block diagram of over-range detection circuitry	22
Figure 2-6 5e ^{-t} represented in block diagram form and its analog computer realization	27
Figure 2-7 e ^{-75t}	29
Figure 3-1 16 channel D/A converter	34
Figure 3-2 Programable gain amplifier	37
Figure 3-3 Programable analog switches	39
Figure B-1 Real time clock circuit layout	57
Figure B-2 Real time clock schematics	58
Figure C-1 Over-range detection circuitry schematics	66

ABSTRACT

The following thesis discusses some possibilities of improving an analog computer by adding digital circuitry and an interface to a digital computer. The thesis work involved modifying an Electronic Associates Inc. TR-48 analog computer and interfacing it to a Digital Equipment Corporation PDP11/03 digital computer. Hardware built as part of the thesis includes circuitry to detect when one of the amplifiers in the analog computer is about to go out of range, circuitry which gives the digital computer the ability to input the output voltage of any amplifier, and circuitry that allows the digital computer to stop and start the analog computer. A real time clock was also built and added to the digital computer as part of the thesis work. All of the hardware implemented is described in detail in the thesis. The thesis also describes an example problem that demonstrates the capabilities of the implemented system. The example problem shows that an analog computer can be greatly improved by adding digital circuitry and a digital computer interface.

The thesis discusses some additional hardware that could be added to the system. It is concluded that giving the digital computer complete control of the analog computer would be unfeasible except for special purpose systems because of the tremendous amount of software that would have to be written on the digital computer.

Chapter I

INTRODUCTION

1.1 Introduction

The purpose of this thesis is to demonstrate that a small analog computer, when augmented with a small digital microcomputer, can be turned into a much more versatile computer tool. The thesis does not attempt to produce an end product comparable with a modern commercial hybrid computer but shows that our existing analog computer can be considerably enhanced in its capabilities by the addition of a digital computer and interface.

The following section gives a brief description of how an analog computer and a digital computer solve differential equations. It also discusses some of the advantages and disadvantages of each procedure. Section 1.3 discusses some of the advantages that might be gained by interfacing an analog computer to a digital computer while still operating primarily in the analog mode.

Chapter Two gives a more detailed description of the circuits designed and built and the software actually written.

Chapter Three discusses some suggested projects. It includes some designs that were not actually implemented.

Chapter Four gives some conclusions that were arrived at as a result of the research.

1.2 A Comparison of the Two Types of Machines

Analog computers are primarily used to simulate systems that can be described by a set of differential equations. In particular relationships the outputs of electrical systems to the inputs can be represented by differential equations. It is possible to adjust the components of a mechanical system so that it may be represented by the same differential equations as a given electrical system, with all the variables of the mechanical system represented by voltages. The primary component of an analog computer system is the operational amplifier (op amp). With resistive feedback the op amp acts as a voltage summing amplifier. With capacitive feedback, the output is the integral of the sum of the inputs. The op amp can also be made to differentiate, but differentiators are highly susceptible to noise and thus are seldom used. There are other components that are present in most analog computers, but these will not be discussed here. For more information on the components of an analog computer, see references (1), (2), and (3).

The solution to a problem on an analog computer is a voltage, observable on an oscilloscope or a voltmeter, or recorded on an XY plotter. The solution may be real time or it may be scaled in time. For problems with small time constants, time is slowed down by increasing the time constants in the analogous electrical system. For problems with large time constants, time is speeded up by decreasing

the time constants in the analogous electrical system. Usually the amplitude must also be scaled in order to stay in the linear range of the op amps. For more information on time and amplitude scaling, see reference (1).

The analog computer is controlled manually. The problem is first wired on a patch board (this is where the bulk of the work is in programming an analog computer). Next the computer is put in RESET mode and a static check is made, i.e., the initial conditions are checked for validity. Finally the computer is put in OPERATE mode and the solution is generated. At any time during the run of the program the computer may be put in HOLD mode. In this mode the solution is stopped and conditions can be changed or observed and the problem restarted.

When an op amp goes out of its linear range on the analog computer, an indicator light goes on telling which amplifier is out of range. The problem with this is that the light does not come on until the amplifier has been out of range for a few seconds and thus the problem must be restarted from the beginning.

When a digital computer is used to solve differential equations, numerical methods are used to approximate the solution. Methods such as Runge-Kutta and Adams-Molton, when used with a small enough step size, can get very nearly exact solutions to differential equations (4). On the other hand, an analog computer cannot be expected to have more than about one per cent accuracy.

A digital computer also has the advantage of having a greater dynamic range. One of the big advantages that a digital computer has over an analog computer is greater ease in programming and debugging the problem. Modern hybrid computers have alleviated this problem through the use of FORTRAN type programs that set up the problem through the digital portion and through the implementation of auto-patching.

There are three main advantages to using an analog computer. The first is that once the problem is set up it will run faster. The second advantage is that the problem can be set up so that there is a one-to-one correspondence between the different blocks of the system being simulated and the components of the analog computer. Finally, it is not necessary to learn numerical analysis as is necessary to understand a digital algorithm.

1.3 Advantages of Combining an Analog and a Digital Computer

In recent years prices of digital circuitry and digital computers have dropped to the point where it has become feasible to incorporate digital circuitry and a computer interface into most electrical equipment of any complexity.

A digital computer can be used to control and monitor an analog computer. The outputs can be monitored and results stored so that curve fits can be done on the data later, off-line. The digital com-

puter can also be used to monitor the op amps to check when they are about to go out of range, and to put the analog computer in HOLD before the solution becomes incorrect because of non-linearity in the op amps. When this occurs the digital computer can indicate the action to be taken by the programmer in order to stop the analog computer from going out of range or perform the necessary operation if digital control circuits are part of the system. The digital computer can also be used to do an automatic static check and to set up initial conditions on the integrators. If this were done, iterative problems such as solution of boundary value differential equations using the shooting method could be solved automatically (2, 4).

There are many more ways in which a digital computer might enhance an analog computer, but only the above will be discussed in this thesis. The next chapter will describe the circuits that were actually built and the software that was written. Chapter Three will describe the hardware and software that would have to be implemented in order to obtain all the capabilities mentioned above.

Chapter II

THE IMPLEMENTED SYSTEM

2.1 Introduction

This chapter gives the description of all the designs that were actually implemented as part of the thesis project. It first gives a brief description of the two computers that were used in the project. These are the Electronic Associates Inc. TR-48 Analog Computer and the Digital Equipment Corporation's PDP11/03. Next, the hardware that was added to the two computers is discussed. This includes two boards that were purchased for the PDP11/03 and one that was designed and built by the author. The two boards purchased were an analog-to-digital converter and a 16 bit parallel I/O board. The custom board was a programable real-time clock. Equipment added to the TR-48 analog computer includes an interface to the digital computer and circuitry to place the analog computer in the HOLD mode and then signal the digital computer to take action when an amplifier is about to go out of range. In the final section of this chapter software that was written to demonstrate the use of the system is described.

A block diagram showing how the different parts of the system are interconnected is shown in Figure 2-1.

2.2 The Analog Computer

The TR-48 is a general purpose analog computer that was built in the early 1960's. The TR-48 has forty-eight op amps of which fourteen




Figure 2-1 : System Block Diagram

may be used as integrators. It also has a number of other functional blocks such as comparators, multipliers and diode function generators, but these have no significant effect on the designs presented in this thesis. The linear range of the op amps is from minus ten volts to plus ten volts.

There are six modes of operation on the TR-48 analog computer.

(1) The POTSET mode is used to set up the problem by applying ten volts across the potentiometers so that they can be set to the desired values.

(2) The SLAVE mode is used when it is desired to run two TR-48 computers in parallel.

(3) The REP-OP mode, or repetitive operation mode, is used when it is desired to display the solution to a system with a small time constant on an oscilloscope. The problem will be restarted at a predetermined rate. With the introduction of a good storage oscilloscope this mode is not as essential as it once was.

(4) The RESET mode causes the initial conditions to be loaded into the integrators. It is used to make static checks and to start a problem.

(5) In the OPERATE mode the problem is being run. Normally the programmer will put the computer in RESET mode and then OPERATE mode.

(6) HOLD mode suspends the solution. All the op amps will hold their values when the HOLD mode is entered.

The designs in this thesis will give the digital computer and

digital circuitry control of the OPERATE, RESET, and HOLD modes.

2.3 The Digital Computer

The PDP11/03 is a 16 bit microcomputer system with 28K words of memory and a dual floppy disk. It has extensive software including a monitor, an editor for building files, file handling programs, a FORTRAN compiler and a macro-assembler. The PDP11/03 treats all input-output devices as memory locations. This makes it quite easy to add new boards to the system. Input-output modules occupy the addresses from 28K to 32K. Daisy-chained grant signals provide a priority-structured interrupt I/O system (5). Priority is determined by the physical location of devices on the backplane. When an I/O device's interrupt request is granted, the device sends to the processor a vector address that points to the location in memory of the interrupt servicing routine, thus eliminating the need for device polling on the occurrence of an interrupt. The PDP11/03 uses a software stack to store return addresses for interrupt routines and subroutine calls. This makes it quite simple to write transparent interrupt routines and subroutines which will automatically sequence correctly.

2.4 The ADV11-A Analog to Digital Converter

In order to monitor the solution to a problem on the analog computer, the digital computer must be provided with an analog to digital (A to D) converter. It was decided that the ADV11-A A to D converter

built by Digital Equipment Corporation was adequate for the job. The ADV11-A is a 12 bit converter and uses a successive approximation technique to make the conversion. It multiplexes sixteen single ended or eight quasi-differential analog channels. The A to D converter can operate in single ended mode or quasi-differential mode. (It is not true differential in that it does the A to D conversion on one line and then does the A to D conversion on the other line and takes the difference.) The single ended mode was selected because the computers are in close proximity to one another so that the noise picked up in the cable would be negligible compared to the noise picked up in the patch board. (The currents in the cable are very small compared to the currents in the patch wires.) The analog input range is between -5.12 volts and +5.12 volts.

The ADV11-A takes up two address locations on the PDP11/03 bus. One location is a buffer that holds the results of the conversion. The other location is a 16 bit status register which is used to control the converter and to monitor its status. For a complete description of the status register see reference (6). Only the features of the status register used in the designs for this thesis are discussed below.

A to D Start - This is a bit that is set by program control and causes the ADV11-A to start a conversion.

External Start Enable - This bit is set by program control and allows an external signal to cause a conversion to start. The external signal must be provided to a tab on the ADV11-A board and conversion

starts on a high to low transition of this signal.

A to D Done - This bit is set by the ADV11-A when a conversion is done and the result is ready in the buffer. When the buffer is read the A to D Done bit is automatically cleared.

Done Interrupt Enable - This bit is set by program control and causes the ADV11-A to generate an interrupt request when a conversion is done, i.e., when A to D Done is set.

Multiplexer Address - This is a set of four bits set by program control that give the channel address on which the conversion is to be made.

A to D Error - This bit is set by the ADV11-A for one of three reasons. It is set if an external start is attempted before the channel multiplexer has had time to settle. It is set if an attempt is made to start a conversion when a conversion is in progress. Finally, it is set by failing to read the results of a previous conversion before the end of the current conversion.

Error Interrupt Enable - This bit is set by program control and causes the ADV11-A to generate an interrupt request when the A to D Error bit has been set.

When using the ADV11-A, the programmer must be careful not to start a conversion for nine microseconds after the channel multiplexer address has been set. The multiplexer must be given this amount of time to settle.

The conversion time of the ADV11-A is thirty-two microseconds.

When interrupt I/O is used, a through-put rate of about 32 KHz is obtained if all the conversions are made on one channel. If the input channel is changed between every conversion, nine microseconds must be added to the conversion time thus dropping the through-put rate to about 25 KHz.

It was necessary to build a distribution panel for the A to D converter. Because the ADV11-A has an input range from -5.12 to +5.12 and the TR-48 analog computer has a range from -10 to +10 volts, it is desirable that some of the channels on the A to D converter have divide by two voltage dividers. This was done to the top five channels (10-15) by inserting 10 K-Ohm voltage dividers. On these channels this lowers the input impedance to the A to D converter to 10 K-Ohm. This is acceptable because of the low output impedance of the op amps on the analog computer. However, caution should be taken if the distribution panel is used elsewhere. The problem could be corrected by adding op amp buffers to the inputs of these channels.

Appendix A contains the listing of a program that will assist the user in calibrating the voltage dividers on the distribution panel, along with directions on how to use the program.

For more information on the ADV11-A board and information on how to program it, see reference (6).

2.5 The DRV11 16 Bit Parallel Board

In order to communicate with the digital circuitry that was added to the analog computer, a DRV11 16 bit parallel input-output board was

purchased from Digital Equipment Corporation. The DRV11 was used only for output. Therefore, the input channel could be used for some other purpose.

The DRV11 has an output buffer, an input buffer, and a status register. The status register has two request flags that can be set by the circuitry with which the computer is communicating. It also has an interrupt enable bit for each of these flags. When the interrupt enable bit is set and the corresponding request flag is set, the DRV11 will generate an interrupt request. Lastly, the DRV11 status register has two flags which are set and cleared under program control.

How the output buffer register was used to control the digital circuitry will be described in Section 2.7.

For a more detailed description of the DRV11 board, see reference (6).

2.6 The Real Time Clock

In order to do data acquisition or real time control using a digital computer, it is necessary to have samples accurately spaced. Thus there was a need for a programmable real time clock. A clock could have been purchased from Digital Equipment Corporation, but the only one available had more features than were necessary and also took two slots on the PDP11/03 backplane where a custom board would take only one slot. It was also decided that the real time clock would be more economical to build than to buy. Since this board was built as part of this

thesis, a detailed description of its use is given here. Appendix B has a detailed description of how the board is put together along with schematics for the board.

The real time clock has a buffer register and a status register. The buffer register is loaded with a negative number (in two's complement form). When the clock is enabled the buffer is loaded into a set of counters. The counting frequency is determined by three bits of the status register. When the counter overflows, the overflow flag of the status register is set, a pulse is given on an external connector tab (this can be used to start the A to D converter), and the buffer is loaded into the counters again. If the interrupt enable bit is set in the status register, the real time clock will generate an interrupt request. If the overflow flag of the status register is not cleared by the time that a second overflow occurs, an error flag is set. Table 2-1 summarizes how the bits of the status register are used. (The bits are numbered 0 to 15, from right to left.)

The time base for the real time clock is a 2 MHz crystal oscillator which, when divided by two, produces the needed 1 MHz signal. The 1 MHz signal is divided by ten four times to give the other needed frequencies.

When an external frequency is to be used with the counter, the signal should be connected to connector tab A. (See Figure 2-2 for the location of connector tab A.) The external input is TTL-compatible and consists of one TTL unit load.

When an overflow occurs a pulse will be generated on connector tab B.

Table 2-1

Real time clock status register bit assignment

Bit 0	Clock Enable - set or cleared under program control and causes the buffer to be loaded into the counter and counting to start.
Bits 3, 4, 5	Counting Frequency - determines the rate at which the counter counts. 000 - does not count 001 - 1 MHz 010 - 100 KHz 011 - 10 KHz 100 - 1 KHz 101 - 100 Hz 110 - external 111 - Line (60 Hz)
Bit 6	Interrupt Enable - set by program control and causes the real time clock to request an interrupt when an overflow occurs.
Bit 7	Overflow Flag - set by real time clock when an overflow occurs and cleared by program control.
Bit 12	Error Flag - set by real time clock when an overflow occurs while bit 7 is still set. Cleared when bit 7 is cleared.





Figure 2-2 : Locations of switches, tabs and jumpers on the real time clock.

(See Figure 2-2 for the location of connector tab B.) This external output is TTL-compatible and capable of driving about eight TTL unit loads. (The External Start on the analog-to-digital converter presents five TTL unit loads. It is assumed that connector tab A will be connected to the External Start connector tab on the A to D converter.)


The address of the status register is determined by the settings of the DIP switches 7 and 8 on SW1, and 1 through 7 of SW2. (See Figure 2-2 for the locations of SW1 and SW2.) The address of the buffer register is the address of the status register plus two. It is two greater than the address register is because the PDP11/03 has byte (8 bits) addressing and thus 16 bit words have even numbered addresses. Figure 2-3 shows how the address is determined. Notice that the address is in the top 4K (8K bytes) of memory. Digital Equipment Corporation recommends that the real time clock address be set to the octal address 170420.

The interrupt vector is determined by the settings of switches 1 through 5 of SW2. Figure 2-4 shows how the interrupt vector is determined. The interrupt vector points to an address in memory that contains the address of the interrupt service routine. The program counter will be loaded with the address of the interrupt service routine when an interrupt is granted to the real time clock. The address following the new program counter address contains the new status word. The old program counter and status word are pushed onto the stack. Only the bottom byte of the vector address can be set by the switches and thus the location of the interrupt vector must be in the bottom 128 words of memory. (The



Switch on 0
 Switch off 1

Figure 2-3 : Setting address to the status register.



Switch on 0
 Switch off 1

Figure 2-4 : Setting the interrupt vector for the status register.

PDP11/03 operating system leaves the lower part of memory for interrupt vectors.) It is recommended that the vector address for the real time clock be set to octal 370 (byte address) because this address is not used by any existing devices.

The five volt power supply on the PDP11/03 was loaded to its limit. It thus became necessary to use an extra five volt power supply. The extra power supply was connected to the first four slots following the CPU board on pin AU1 . (See reference (7), page 303, for location of this pin.) The reason the top four slots were used is that these have the highest priority and the real time clock should have a high priority since time is critical for good results. If it is desired to use the regular power supply to power the real time clock, the jumper should be removed from module pin AU1 and installed between jumpers 1 and 2. For the locations of jumpers 1 and 2, see Figure 2-2.

2.7 The Over-Range Test Circuitry

One of the main problems with an analog computer is that the op amps go out of linear range. This problem is exacerbated because it is difficult to tell exactly when an amplifier goes out of range. Consequently, when the solution to a problem goes out of range the programmer must rescale the problem and start over from the beginning. To alleviate this problem, circuitry was added to the analog computer to sense when any amplifier was about to go out of range. When an amplifier approaches an out of range condition the analog computer is automatical-

ly put in HOLD mode and the digital computer is signalled to take action. It is assumed that the digital computer will read the values of all amplifiers and pass the information on to either the user or an automatic rescaling routine. The schematics for the over-range detection circuitry are given in Appendix C, along with a description of the circuitry. A description of how the circuitry operates and how it is programed is given here.

It is obvious that multiplexing is necessary in the design because there are only sixteen channels on the A to D converter and forty-eight op amps must be monitored. Also, it is desirable to have as many channels available as is possible for data acquisition. Another consideration is that the converter can only sample at about 30 KHz, which means that if it were desirable to check each amplifier at a frequency of 500 Hz, the digital computer would have very little time to do anything else.

Three comparators were each multiplexed to sixteen op amps through a set of analog switches. The analog switches were controlled by a 4 to 16 line decoder, which was driven by a 4 bit loadable counter. The circuitry can be run in two modes. In the usual mode the up counter counts at a frequency of a little over 10 KHz. This causes each op amp to be checked for over-range condition at a rate of about 625 Hz. (The sampling frequency was determined by the slew rate of the op amps driving the analog switches used for multiplexing.) If an op amp is about to go out of range the analog computer will be put in HOLD mode auto-

matically and the digital computer alerted.

In the other mode the digital computer will disable the 10 KHz clock and load a value into the counter. This value selects which three amplifiers are multiplexed into the comparators. The inputs to each of the comparators are also multiplexed through a set of analog switches. These three analog switches are controlled by the digital computer. The outputs of this multiplexer will normally be connected to one of the channels of the A to D converter through a banana plug connector. In summary, this allows the digital computer to obtain the value of the output of any op amp. A block diagram of the analog multiplexer is shown in Figure 2-5.

The interface of the digital computer from the overload checking circuitry was accomplished by the use of the DRV11 16 bit parallel input/output board described in Section 2.5. The buffer of the parallel board was used as a control status register for the overload checking circuitry. The way this control status register is used is shown in Table 2-2.

The use of the control status register must be clarified. Using the multiplexer address along with the load bit permits access to the output of any op amp while the problem is running. However, caution must be used when this is done because when the over-range circuitry is in the load mode only the amplifier being observed is being checked for over-range. (the counter is disabled). Normally the load mode is only used when the analog computer is in HOLD mode.




Figure 2-5 : Block diagram of over-range detection circuitry.

Table 2-2

Over-range test circuitry status register bit assignment

Bits 0-5	Multiplexer Address - The bits 0 through 3 are loaded into the counter when the load bit is set. Bits 4 and 5 are used to multiplex one of the three comparators' inputs to the Analog to Digital Converter.
Bit 6	Not used.
Bit 7	Load Bit - Set by program control. When set it will disable the 10 KHz clock and load the multiplexer address into the counter.
Bit 8	Auto Hold - When set by program control the analog computer is automatically put in HOLD mode.
Bits 9-14	Not used.
Bit 15	Auto Operate - When set by program control the analog computer will automatically be put in OPERATE mode.

The voltage detected by the A/D converter is half the voltage of the op amp being monitored because the A/D converter has a range from -5.12 to +5.12 volts, while the op amps have a range of -10 to +10 volts. Also, the analog switches used can only handle a differential of 15 volts. In the design the analog switches are switched between +6 volts and -6 volts (or a 12 volt differential).

When using the over-range detection circuitry to read in voltages the user must be sure to give the multiplexer time to settle. At least 100 microseconds should be allowed.

If both the Auto Hold bit and the Auto Operate bit are set the analog computer will stay in HOLD mode. Also, if the Auto Operate bit is set while an op amp is over-range the analog computer will stay in OPERATE mode and the overload circuitry will not generate an interrupt to the digital computer. Normally when the Auto Operate bit is used to start the solution it will be set and immediately cleared. It was decided that the Auto Operate bit would have priority over the over-range circuitry so that the user could by-pass the over-range circuitry if he desired. There is also a manually operated switch on the front panel of the over-range circuitry which will give control of the analog computer back to the user. This switch is located on the front of the case of the over-range detection circuitry.

The over-range detection circuitry provides a link between the analog computer and the digital computer. This interface can be used in any way desired but was meant to be used in the following way.

The digital computer uses the console terminal to instruct the operator to put the analog computer in RESET mode. Next, the digital computer sets bit 8 of the control status register (the Auto-Hold bit). This does not affect the mode of the analog computer because the HOLD mode is accomplished by disabling the OPERATE mode and thus Auto-Hold only has effect when the analog computer is in OPERATE mode. Next, the operator is instructed to put the analog computer in OPERATE mode and to signal the digital computer that this has been done (by use of the console terminal). The digital computer will then clear the Auto-Hold bit and pulse the Auto-Operate bit. This will start the solution. If an op amp goes over-range the analog computer is put in HOLD mode by disabling the OPERATE mode relay, and the digital computer receives an interrupt. The interrupt routine will store all the voltage values of the op amps and instruct the operator to take action.

2.8 A Program to Demonstrate the System

The previous sections of this chapter described all the hardware that was constructed as part of this thesis. This section will summarize the system that is now available and describe the program that was written to demonstrate how the system can be used. A listing of the program is given in Appendix D.

Basically what exists is an analog computer being monitored and partially controlled by a digital computer. A block diagram of the system is shown in Figure 2-1. The digital computer is capable of


acquiring data from the analog computer and deciding if the solution should be stopped. Data can be stored on disk to be evaluated after the solution has been run. The solution will be stopped if an op amp attempts to go out of range. When this happens, the digital computer is alerted to take action. The digital computer can read in the values of all the amplifiers, store them on disk, and alert the operator to correct the problem. The solution need not be started over because the stored values can be used as initial conditions when the problem is rescaled. However, it must be remembered to also rescale the initial conditions.

The program that was written uses all the capabilities mentioned above. It does not solve a practical problem on the analog computer, but it does demonstrate how the equipment is used.


The program only uses a few op amps of the analog computer. Two simple functions are realized. They are a declining exponential and a rising exponential.

The declining exponential has a time constant of one second and initial condition of five volts. The block diagram (as used in feedback control theory) for the function and the analog computer wiring diagram are shown in Figure 2-6. See reference (8) for more information on feedback control theory, and reference (1) for information on the symbols used in analog computer wiring diagrams.

The rising exponential was given a time constant of .75 seconds and an initial condition was chosen to be one volt. These values were



a) block diagram form



b) analog computer wiring diagram


Figure 2-6 : $5e^{-t}$ represented in block diagram form and its analog computer realization.

chosen so that the integrator would go out of range after about three seconds. The block diagram and the analog computer wiring diagram are given in Figure 2-7. Notice that the A/D converter output had to be taken off a separate op amp buffer from the actual output. This is because of the relatively low input impedences of channels 11 through 15 (the divide by two channels). See Section 2.4 for the explanation of why this is so. When channels 11 through 15 are used they must not be put in parallel with or hooked to the output of one of the analog computer potentiometers.


After the problem was set up on the analog computer, the program on the digital computer was run. This program first asks the operator for the name of the two disk files in which the data from channels 14 and 15 are to be stored and the name of the file in which the outputs of the amplifiers are to be stored if there is an over-range interrupt.

The operator is then instructed through the console terminal to put the analog computer in RESET mode, let it settle and then put it in OPERATE mode. When a linefeed character is input on the console the solution is started.

The digital computer samples each output every .03 seconds. The samples are stored and checked to see if they are over eight volts. When one is over eight volts, the solution is stopped, i.e., the analog computer is put in HOLD mode, and the operator is asked if the solution should be continued. If the response is positive the analog computer is put in OPERATE mode and the solution is continued.



a) block diagram form



b) analog computer wiring diagram

Figure 2-7 : $e^{.75t}$

When an op amp goes out of range because of the rising exponential, the solution is stopped, the values of all the op amps are stored, and a message is set to the console.

At this point exponential curve fits were done on the input data. The fits showed the input data to match the modeled exponentials quite well. The highest error was within one half per cent of the expected value.

Chapter III

SUGGESTED ADDITIONS TO THE SYSTEM

3.1 Introduction

The system as it now exists can digitally monitor the solution and automatically stop or start the solution. What the system lacks in hardware is the capability of using the digital computer to affect the solution on a real time basis, and the capability of digitally restarting the problem with new initial conditions that were determined and set by the digital computer. Section 3.2 will discuss hardware that can be implemented to give the system the capabilities mentioned above.

In order to completely exploit the system, a large amount of software must be written. Section 3.3 will discuss some software goals that, if met, would give much of the work now done by the user to the digital computer.

3.2 Suggested Hardware Additions

The hardware needed to complete the system as discussed in the introduction of this chapter would probably cost about the same for components and be about the same size as the hardware discussed in Chapter II.

The most desirable piece of hardware that could be added to the system would be a digital to analog (D/A) converter. The D/A converter would give the system the capability of automatically setting the initial conditions of the integrators and the capability of enabling

the digital computer to change inputs to the problem as the solution progressed.

The D/A converter should have at the very least sixteen channels. This would give fourteen channels to set the initial conditions in each of the integrators and leave two channels to use as real time inputs to the solution. The D/A converter would preferably have twelve bits of resolution in order to match the resolution of the analog to digital converter. The speed of the D/A converter should be faster than thirty microseconds (the speed of the A/D converter). The range of the converter should be between -10 and +10 volts to match the range of the analog computer.

Digital Equipment Corporation has available a D/A converter built for the PDP11/03 that meets all the requirements except that it has only four channels. One of these channels could be multiplexed into sixteen sample and hold circuits to meet the requirement of having at least sixteen channels. However, with just a little more effort and a lot less expense, a 16 bit parallel board can be used to give the digital computer control of circuitry that contains the multiplexing and the sample and holds along with a D/A converter.

A D/A converter chip that meets all the specifications can be purchased for under twenty dollars (10). The output of the D/A converter would be multiplexed to the inputs of the sample and hold circuits in much the same way that the analog computer op amp outputs were multiplexed to the A/D converter. However, it should not be necessary to

multiplex the actual analog signal as will be shown in the suggested design. Sample and hold chips could be purchased or the sample and holds could be realized with op amps and analog switches. Reference (9) gives some examples of sample and hold circuits realized with op amps and analog switches.

With only sixteen bits to work with on the status register (the output buffer of the parallel board), it is necessary to share some bits. This is because twelve bits are needed for the data input to the D/A converter and four bits for the multiplexer. This leaves none for control. The data bits for the D/A and the multiplexer address bits could be shared. This leaves four bits for control. One could be used to load the buffer for the D/A, one could load the multiplexer address, one could enable the multiplexer, and one would be left as a spare.

A suggested design is shown in Figure 3-1. Bits 0 through 4 are shared by both the D/A buffer and the multiplexer address buffer. The remaining bits of the D/A buffer occupy the positions from 5 to 11. Bit 12 is used to load the multiplexer address buffer, bit 13 enables the multiplexer, and bit 14 loads the A/D input buffer.

Notice that all the inputs of the sample and holds are tied together and thus no analog signal multiplexing is necessary.

Some buffering might be needed on the multiplexer output if the sample inputs on the sample and hold circuits are not TTL compatible.

The D/A input buffer could be eliminated by requiring that the multiplexer buffer be loaded first and the D/A converter allowed to




Figure 3-1 : 16 channel D/A converter

settle before the multiplexer enable bit was set. However, this would lead to programing inefficiencies and is not recommended.

The number of D/A channels could be easily increased simply by adding more sample and holds and making the multiplexer larger.

With the ability to set the initial conditions on the analog computer using the digital computer, it becomes desirable to have the ability to put the analog computer in RESET mode using the digital computer. This would give the digital computer the capability of loading the initial conditions and then starting the problem.

Giving the digital computer control of the RESET mode is quite easy. The same type of circuitry that allowed it to control the OPERATE mode can be used. (See Appendix C.) It is recommended that the control of the RESET mode be given a bit in the status register of the over-range detection circuitry. This is because the OPERATE mode control and HOLD mode control bits are in this register and all the mode control bits should be in the same place.

It would probably be desirable to build circuitry to prevent a programmer from inadvertently putting the analog computer in both OPERATE mode and RESET mode simultaneously. This can be done by ANDing the Auto-Reset bit with the complement of OPERATE signal to form the effective Auto-Reset signal. It must be remembered that the analog computer can be in OPERATE mode even if the Auto-Operate bit is not set. The correct signal to use for the ANDing is pin 5 of the 7575 chip shown in the schematics of Appendix C.

For the system described to this point, the digital computer completely controls the operation of the analog computer and can change initial conditions and inputs. However, the digital computer cannot automatically change the dynamics of the problem. If, for example, in a particular problem it is known that one of the amplifiers will eventually go out of range, it would be desirable to be able to rescale that particular amplifier automatically. In other words, it would be useful to have some programable gain amplifiers.

The programable amplifiers should meet all the specifications of the regular amplifiers (11) except that the gain would be controlled by the computer rather than by resistors.

A suggested method of achieving a programable gain amplifier using an op amp and a set of analog switches is shown in Figure 3-2. This amplifier resembles a standard D/A converter. The op amp acts as a summer and the transfer function can be expressed as

$$\frac{V_{out}}{V_{in}} = \frac{R_0}{R_1} (b_0 + 2b_1 + 4b_2 \dots + 2^n b_n)$$

where the b's are binary digits (1 or 0). The above equation shows that the gain of the amplifier is directly proportional to the binary weighted sum of a set of binary digits or, in other words, a binary number. The maximum gain is

$$\left(\frac{V_{out}}{V_{in}} \right)_{max} = \frac{R_0}{R_1} (2^{n+1} - 1).$$

The values of R_0 and R_1 determine the value of the maximum gain.




Figure 3-2 : Programmable gain amplifier

In the actual realization of the programable amplifier of Figure 3-1, it would be desirable to have the outputs of the analog switches buffered. This is because the internal resistance of the analog switches could make the selection of the resistor values difficult or impossible. Doing this would also raise the input impedance of the programable amplifier. If quad op amp chips were used (such as LM325's), very few chips would be added to the circuit.

Eight bits of resolution would meet the requirements for most problems. If this were the case each amplifier would require an 8 bit buffer, two quad analog switch chips, two quad op amp chips, nine precision resistors, and an op amp for the summer. It might also be necessary to buffer the outputs of the buffer to drive the controls of the analog switches properly.


A sixteen bit parallel board could be used to load the buffer register. With multiplexing, the same parallel board could be used to load the buffers of any number of programable gain amplifiers.

The system could also be reconfigured by the digital computer by the use of programable analog switches. This would be rather simple and they could be programed using the same parallel board that would control the programable gain amplifiers.

The outputs would have to be buffered in order to eliminate the effects of the resistance in the analog switches. Figure 3-3 shows a suggested design for the program controlled analog switches.

If the system were configured with all of the components discussed

Figure 3-3 : Programmable analog switches.



to this point, a very versatile hybrid machine would be obtained. However, one essential element is missing from the system. That element is the software. The next section will discuss some software that could be written to take advantage of the system.

3.3 Suggested Software Projects

The development of the software necessary to fully exploit the hardware developed in this thesis would be an immense job. However, just as the hardware was only developed partially and still resulted in a useful system, the software could be partially developed and still be useful. This section suggests some software projects that might be undertaken in order to enhance the system.

One of the main tasks of the digital computer is that of data acquisition. This task must be performed in a real time mode and thus very little should be done as far as data reduction (such as converting the voltages to the simulated variables) while data is being acquired. However, if a large amount of data is being input (on the order of 100,000 samples or more) it might be desirable to compress the data. Since the data has twelve bits of resolution and the word length of the computer is sixteen bits, it is possible to store four words of data in three computer words. This increases the problem of programing but saves twenty-five per cent in storage space. Another problem that must not be overlooked is that of what to do when the solution is rescaled. When the solution is restarted it must be remembered that the new data

is to be multiplied by a different scale factor.

When it becomes necessary to rescale the problem it would be possible to have a software routine that would do the rescaling. If the rescaling involved a programable gain amplifier the routine could reset the gain of the amplifier and restart the program. If it involved one of the analog computer op amps, it could notify the operator to reset the gain or gains. It would be desirable to have this routine keep track of how the acquired data must be scaled and to pass this information on to a data reduction routine.

The data reduction routines would usually be run after the completion of the problem and would normally be written in FORTRAN. (The real time routine might be written in assembly language because of speed consideration). Programing in FORTRAN has the advantage of being easier to program and provides access to canned programs. The data reduction routines would do things like convert the data to the proper units, plot the data and do curve fits on the data.

A type of problem that has been briefly mentioned but not expounded upon is the iterative type problem. Boundary value problems are of this sort. In this type of problem some of the initial conditions are known and some of the end conditions are known. The unknown initial conditions are guessed and the solution run. The computed end conditions are compared to the known end conditions and this information is used to estimate new initial conditions. This procedure continues until some tolerance is met. It would be desirable to have a real time

routine to load the initial conditions using the D/A converter and to reset the analog computer, and then restart the problem. This same routine would acquire the end conditions and pass them to a file. A second routine (probably written in FORTRAN) could read the file and calculate the new estimated initial conditions and pass this information to a second file. The original routine could be restarted. It would read in the new initial conditions, load them into the analog computer, and start another iteration. This would continue until the required tolerance was met. The FORTRAN routine would also check to see that the solution is remaining stable.

The most difficult software problems would be ones which would reconfigure the system. However, there are particular problems that could take advantage of this capability without too much effort. An example is the simulation of a system that varies with time. The hybrid system could be used to develop an adaptive controller for such a system.

One of the main goals in developing software for a system of this type should be to make it general purpose and easy to use. Any software developed for the system should be developed with the idea of making the system easier to program.

Chapter IV

CONCLUSION

4.1 A Summary of the Thesis

This thesis illustrates that an analog computer can be made a more useful tool through the implementation of digital circuitry and an interface to a digital computer.

The hardware built gave the digital computer the capability of monitoring the analog computer for over-range conditions (or some other condition) and acquiring data. The digital computer could stop and start the solution but had no capability of actually entering into the problem solution. The program in Appendix D demonstrates all the capabilities of the hardware. This program can be used to acquire data and monitor for over-range conditions for any problem run on the TR-48 analog computer with little or no modification. Some modifications would be required if data were to be acquired from more than two amplifiers. The program is documented quite extensively. Therefore, modifications should not be a great problem.

The digital computer can start and stop the solution but has no capability of actually entering into the problem solution. This limitation makes the hardware relatively easy to use. The hardware described in Chapter III would give the digital computer the ability to interact in and reconfigure the problem. The hardware could be built without great expense, i.e., it could be realized with standard TTL and linear components. However, the software requirements for the system

would be extensive. For the noninteractive system the software only checked for some condition and stopped the solution when this condition was met. In an interactive system the software must choose among a number of alternatives. Some of the possibilities are listed below.

1) The problem may have to be rescaled. An amplifier about to go out of range would be adjusted to prevent it from going out of range. Data being acquired must also be rescaled. The condition of an amplifier output being scaled too low must also be checked. The error of the amplifiers is a percentage of full scale so small outputs have the larger per cent error.

2) It may be necessary to calculate new initial conditions and restart the problem. This would be necessary in boundary value problems in which the shooting method was used.

3) It may be necessary to change the gains of various blocks in the problem being solved. The software may have to rescale in both amplitude and time when this is done. An example of this would be in the simulation of adaptive control systems.

4) The problem may be reconfigured by the use of analog switches. This might be necessary in the simulation of nonlinear (relay type) problems.

5) Lastly, it may be necessary to stop the solution and store the end conditions. This might be done because the solution is finished or has gone unstable.

The tasks listed above are only a part of the software problem.

The digitally set inputs must be controlled. Data must still be acquired and stored. Also, it would be highly desirable to have software to help set up the problem. This is especially true with the digitally controlled components of the system.

In conclusion, it appears that the major obstacle to overcome in completely hybridizing an analog computer is the software problem. The software is a large enough problem to make the complete hybridization of an analog computer unfeasible.

It is shown, however, that an analog computer can be improved through the use of a digital computer and digital circuitry. Particular advantages were readily apparent in output data collection and presentation. The ability to prevent the problem from going over-range and the ability to acquire data in digital form were added to the system without undue expense and without the need to develop extensive software.

Finally, although a PDP11/03 microcomputer is used in this system, a much smaller and more compact system could be realized using a microcomputer such as the Billings Microsystem System which employs a Z80A microprocessor, display, floppy disks, and input/output processor all in a single terminal.

4.2 Suggested Future Projects

This section gives some ideas on improving the system without completely hybridizing it.

Although the sample program is easy to adapt to any problem it would be desirable to have a program that required no manipulations to work on any problem (to the limits of the hardware). Such a program would have inputs such as number of A/D channels needed, sampling rates for A/D channels used, how long to run the problem, and on what condition to stop the problem.

It would be desirable to have a program that converted the data from the binary representation used by the A/D converter to the actual units of the system being simulated. This program would have for inputs scaling factors and the output files from a solution run. It would also be desirable for this program to have plotting capabilities.

Although it would most likely be unfeasible to implement the complete hybrid system suggested in Chapter III, it might be useful to use some of the hardware suggested to implement a special purpose system. For example, if a complex system (one using a large percentage of the analog computer components) was being simulated and it was desired to develop a digital controller for the system, it would be desirable to have a D/A converter. The additional software required would only involve software to realize the controller.

APPENDIX A

The A/D Converter Distribution PanelCalibration Program

In order to run this calibration program jumper together channels 10 through 15 of the distribution panel. Next, apply about five volts to these jumpered channels and run the program. The name of the Load Module is PNLTS.SAV.

The program will compare channels 11 through 15 to channel 10 and instruct the user which way to turn the pots on the distribution panel. The number given for each channel by the program can be used to estimate how many times the particular pot should be turned. Divide this number by two to get the estimate.

The program should be run until all numbers output are less than or equal to one.

To leave the program, hit control "C".

```

;
;THE FOLLOWING PROGRAM IS USED TO CALIBRATE THE
;A/D CONVERTER DISTRIBUTION PANEL. CHANNELS
;11 THROUGH 15 ARE DIVIDED BY TWO CHANNELS AND
;EACH HAS A POT THAT IS USED TO CALIBRATE THE
;CHANNEL.
;
;TO USE THIS PROGRAM APPLY FIVE VOLTS
;TO CHANNELS 10 THROUGH 15. THE PROGRAM
;READS THE VALUE OF THE VOLTAGE AT EACH
;OF THESE CHANNELS AND CALCULATES HOW EACH POT
;MUST BE TURNED IN ORDER TO MAKE THE VOLTAGES
;AT CHANNELS 11 THROUGH 15 EQUAL TO HALF THE
;VOLTAGE AT CHANNEL 10.
;RUN THE PROGRAM UNTIL ALL VALUES OUTPUT TO THE
;PRINTER ARE EQUAL TO 1 OR 0.
;
;TO GET BACK TO THE MONITOR HIT CONTROL C.
;
;
      R0=%0
      R1=%1
      R2=%2
      R3=%3
      R4=%4
      R5=%5
      R6=%6
      R7=%7
      .MCALL .PRINT,.TTYIN,..V2,..TTYOUT
      ..V2..
START: CLR @#402                ;OUTPUT MSG AND WAIT
LOOP1: .PRINT #MSG              ;FOR A LINEFEED TO BE
      .TTYIN                    ;INPUT
      .PRINT #HEAD              ;PRINT THE HEADING
      .TTYOUT #SPACE            ;
      MOV #INTR1,@#400          ;SET THE A/D VECTOR
      MOV #5100,@#170400        ;SET A/D STATUS REG.
      INC @#170400              ;START CONVERSION
      WAIT                      ;WAIT FOR INTERRUPT

```

```

      MOV #INTR2,@#400      #CHANGE A/D VECTOR
LOOP2: INCB @#170401        #CHANGE A/D CHANNEL
      TSTB @#170401        #ALL CHANNELS TESTED?
      BEQ LOOP1            #RESTART IF DONE
      INC @#170400        #START CONVERSION
      WAIT                #WAIT FOR INTERRUPT
      BR LOOP2            #CHECK NEXT CHANNEL
;
; INTERRUPT ROUTINE TO READ IN VOLTAGE ON
; CHANNEL 10
;
INTR1: MOV 170402,R1        #R1 GETS A/D INPUT
      ADD #4000,R1        #ADD 4000 TO R1
      RTI                #RETURN TO PROGRAM
;
; INTERRUPT ROUTINE TO CHECK CHANNELS 11-15
; AND OUTPUT CALIBRATING INSTRUCTIONS
;
INTR2: MOV 170402,R2        #R2 GETS A/D INPUT
      MOV #4,R4            #LOAD 4 INTO R4
      ASL R2              #MULTIPLY R2 BY 2
      SUB R1,R2            #SUBTRACT R1 FROM R2
      BGT GRTH            #BRANCH IF POSITIVE
      NEG R2              #NEGATE R2
      .PRINT #RIGHT        #PRINT THE WORD RIGHT
      .TTYOUT #SPACE        #TO THE PRINTER
      BR RETRN            #BRANCH TO RETRN
GRTH:  .PRINT #LEFT        #PRINT THE WORD LEFT
      .TTYOUT #SPACE        #ON THE PRINTER
RETRN: ROL R2              #ROTATE R2 FOUR
      ROL R2              #TIMES IN ORDER
      ROL R2              #TO SET IT UP TO BE
      ROL R2              #OUTPUT AS ASCII
LOOP5: ROL R2              #CHARACTERS
      ROL R2              #
      ROL R2              #
      ROL R2              #
      MOV R2,R3            #MOVE R2 TO R3
      ROR R2              #ROTATE R2

```

Wenah Bond

25% COTTON FIBER

253

```

      BICB #370,R3      ;CHANGE R3 TO ASCII
      BISB #60,R3      ;CHARACTER
      .TTYOUT R3        ;OUTPUT CHARACTER
      DEC R4            ;DECREMENT R4
      BEQ RTRN          ;IF DONE RETURN
      BR LOOP5          ;BRANCH TO LOOP5
RTRN: .TTYOUT #SPACE    ;OUTPUT A SPACE
      RTI              ;RETURN TO PROGRAM

MSG:  .BYTE 15,12
      .ASCIZ /HIT THE LINEFEED KEY TO START TEST/
      .EVEN

HEAD: .ASCII / CHANNEL 11 CHANNEL 12 CHANNEL/
      .ASCIZ / 13 CHANNEL 14 CHANNEL 15/
      .EVEN

LEFT: .ASCII / LEFT /
      .BYTE 200
      .EVEN

RIGHT: .ASCII / RIGHT /
      .BYTE 200
      .EVEN

SPACE: .ASCII / /
      .EVEN

.END START

```

Neenah Bond
 25% COTTON FIBER

APPENDIX B

Circuit Description and Schematics
for the Real Time Clock

This appendix describes how the PDP11/03 uses the bus signals to control the real time clock. See Section 2.6 for information on how to use the real time clock.

In the schematics all inputs that start with a B and end with an L are inputs from the PDP11/03 bus. All other labeled inputs can be found as outputs somewhere in the schematics.

Figure B-1 shows the layout of the board. Each chip is labeled to identify it. The schematics of the board are given in Figures B-2a through B-2e. All components are labeled with the chip identifier so that their physical location can be located by use of Figure B-1. The pin numbers of all inputs and outputs to components are also labeled. All resistor values are in kilo-Ohms. Power supply leads are not labeled. These can be found by use of any TTL data book.

The circuits work in the following way. The CPU will put the address on the data/address lines (BDAR0 through BDR15 are shared as data and address lines) and also assert line BBS7L if a device is being addressed. (All signals on the bus are ground true.)

The data/address lines are buffered through 8641 transceiver chips. All other bus inputs are buffered through 8640 receiver chips. The address is compared (Figure B-2a) to the address set in the DIP switches (Figure B-2e).

Next, the CPU asserts BSYNKL. If an address match occurs a flip-flop is set. If there is no match nothing is done and the timer board will not react to the assertions of the signals mentioned below. Address bits A0 and A1 are saved.

If the CPU is outputting data the BWBNL line is asserted at the same time that the BSYNKL line is asserted.

The CPU will then remove the data from the data/address lines.

If the CPU is outputting data it loads the data on the data/address lines and clears BWBNL if a word is being written (leaves it set if a byte is being output). Next the CPU will assert BDOUTL. The timing board uses the BWBNL along with A0 and A1 to decide which byte of which register is to be written into (Figure B-2a). The assertion of the BDOUTL line will cause the data to be loaded into the proper register and byte.

If data are to be input to the CPU the CPU will assert BDINL after clearing the address from the data/address lines. The right register is loaded through the use of the logic shown in Figure B-2d and 74153 multiplexer chips (Figure B-2b). The same chips multiplex the interrupt vector when it is to be output. The multiplexers are only used on the lower byte because only one bit in the upper byte is used by the status register and none by the interrupt vector. A separate bus driver is used for this one bit.

After the data are loaded or output, the real time clock asserts BRPLYL. All signals output (except data) are asserted using 8881

chips. These chips are capable of driving the required 70mA.

BRPLYL and the data/address lines are cleared when the CPU clears BSYNCL.

The interrupt request and acknowledge logic is shown in Figure B-2d. This circuitry does nothing if S6 (the interrupt enable bit) is not set. When S6 is set a clock overflow (Figure B-2c) will cause the real time clock to assert BIREQL (the interrupt request line).

When the CPU acknowledges an interrupt request it will assert BIAKIL. If the real time clock did not request an interrupt it will pass the signal down the daisy chain by asserting BIAKOL. If the real time clock did request an interrupt it will set a flip-flop. Next the CPU will assert BDINL. This will cause the real time clock to load its interrupt vector onto the data/address lines and to assert BRPLYL. When the CPU clears BDINL the real time clock clears BSYNCL and the data/address lines.

The counter will always be loaded with the contents of the buffer register until S0 is set (Figure B-2c). When S0 is set the counters are counted up by the clock. The clock frequency is determined by S3, S4 and S5. These lines are used by a 74151 multiplexer to select one of eight frequencies (Figure B-2e).

When an overflow occurs in the counter the counter is reloaded, bit S7 is set and a signal is sent to the interrupt logic. If a second overflow occurs before S7 is cleared, S12 is set.

When the PDP11/03 system is brought up it will assert BINTLL. This will clear the buffer and status registers.



Figure B-1 : Real Time Clock Circuit Layout





Figure B-2a : Real Time Clock Schematics




Figure B-2b : Real Time Clock Schematics




Figure B-2c : Real Time Clock Schematics





Figure B-2d : Real Time Clock Schematics




Figure B-2e: Real Time Clock Schematics

APPENDIX C

Circuit Description and Schematics
for Over-Range Circuitry

This appendix gives a description of the over-range detection circuitry along with schematics. See Section 2.7 for a description of how to use the circuitry.

The circuitry in Figure C-1a is repeated three times. The one shown monitors amplifiers 0 through 15. The other two monitor 16 through 31 and 32 through 47. The LM324's are used as buffers so that the amplifiers of the analog computer are not loaded. The voltages are divided by two at this point also.

One of the sixteen amplifiers is multiplexed to a comparator through the use of 4016 analog switches. Figure C-1b shows how SEL0 through SEL15 are selected. One of the sixteen lines is selected by use of a 74154 4 to 6 line demultiplexer. The LM324's in Figure C-1b are used as level converters. In order to minimize leakage in the analog switches they are switched at levels close to but not exceeding the power supply voltages. The LM324's convert the TTL levels to -14 for low and +14 for high. Zener diodes are used to clamp this to about ± 7 volts.

The 74154 multiplexer has its inputs supplied by a 74193 loadable counter. If bit 7 of the DRV11 parallel board is set the 74193 is loaded with bits 0 through 3 of the DRV11 parallel board. This allows the digital computer to look at a specific amplifier output. If bit 7

is zero, the 74193 is counted by use of a LM555 timer chip. This causes the amplifiers to be scanned.

Bits 4 and 5 of the DRV11 parallel board are used to multiplex one of the three sets of multiplexers output into a single analog output (Figure C-1c).

Each of the three multiplexer outputs (Comp1, Comp2, Comp3) is brought into magnitude comparators. Each magnitude comparator is realized by the use of two sections of a LM339 quad comparator (Figure C-1c). The outputs are open collector and are OR-tied together. The transistor and diode circuit of Figure C-1c is used to convert the LM339 outputs to TTL levels. If an over-range is detected and bit 15 of DRV11 parallel board is not set, a flip-flop is cleared. This causes an interrupt to be requested. It also causes the analog computer to go in HOLD. This is done by removing a negative voltage that is applied to a relay. The transistor used to switch this voltage is isolated from the rest of the circuit by an optical isolater (the relay is very noisy). The transistor used to put the analog computer in HOLD can be bypassed by use of the bypass switch.

If bit 8 is set the analog computer will be put in HOLD but no interrupt will be requested.




Figure C-1a : Over-Range Detection Circuitry Schematics




Figure C-1b : Over-Range Detection Circuitry Schematics




Figure C-1c : Over-Range Detection Circuitry Schematics

APPENDIX D..

Program Listing for Demonstration Program

Following is the program used to demonstrate the use of the system. The program is well documented and demonstrates all the capabilities of the system.

```

‡
‡THE FOLLOWING PROGRAM IS A TEST PROGRAM
‡FOR THE INTERFACE BETWEEN THE PDP11/03
‡AND THE TR-48 ANALOG COMPUTER.
‡
‡
‡SETTING UP THE PROGRAM
‡
‡ON THE ANALOG COMPUTER SET UP A DECAYING
‡EXPONENTIAL AND AN INCREASING EXPONENTIAL.
‡CONNECT THE OUTPUTS OF THESE FUNCTIONS
‡TO CHANNELS 14 AND 15 OF THE A/D CONVERTER.
‡CONNECT THE ANALOG OUTPUT OF THE OVER RANGE
‡TEST CIRCUITRY TO CHANNEL 10 OF THE A/D
‡CONVERTER.
‡RUN THE PROGRAM AND FOLLOW THE INSTRUCTIONS
‡OUTPUT ON THE PRINTER.
‡
‡
‡THE PROGRAM FLOW
‡
‡THE OUTPUT FILES FOR EACH OF THE THREE
‡CHANNELS BEING USED ARE SET UP. 256
‡WORD BUFFERS FOR EACH CHANNEL ARE CLEARED.
‡THE INTERRUPT VECTORS FOR THE A/D CONVERTER
‡AND THE OVER RANGE TEST CIRCUITRY ARE SET
‡UP(INTR AND INTR2).
‡WHEN THE SOLUTION IS STARTED VOLTAGES ARE
‡READ ON CHANNELS 14 AND 15 OF THE A/D
‡CONVERTER EVERY .03 SECONDS. THESE VOLTAGES
‡ARE COMPARED TO A TEST VOLTAGE(5.44 VOLTS).
‡IF THE TEST VOLTAGE IS EXCEEDED THE OPERATOR
‡IS ASKED IF THE SOLUTION IS TO CONTINUE.
‡IF THE PROGRAM IS TO CONTINUE IT WILL RUN
‡UNTIL AN OVER RANGE INTERRUPT OCCURES.
‡AT THIS TIME ALL THE AMPLIFIER VOLTAGES
‡ARE READ IN. LASTLY THE THREE BUFFERS ARE
‡OUTPUT TO DISK.
‡

```

```

;
;
R0=%0
R1=%1
R2=%2
R3=%3
R4=%4
R5=%5
R6=%6
R7=%7
.MCALL .CSIGEN,.WRITW,.EXIT,.CLOSE,.PRINT,.TTYIN,..V2..
..V2..
;
;SET THE TEST VOLTAGE TO 5.44 AND HALT THE
;ANALOG COMPUTER.
;
START: MOV #6040,@#TEST
      MOV #400,@#167772
;
;THE FOLLOWING FOUR LINES SET UP THE FILES
;FOR THE DATA TO BE OUTPUT.
;
      BIC #10000,44
      .PRINT #MSG1
      .CSIGEN #DEVSPC,#DEFEXT,#0
      BIS #10000,44
      CLR R3
      CLR BLOCK
;
;#BUFFER IS THE ADDRESS OF THE BUFFER FOR
;A/D CHANNEL 15. THE BUFFER IS CLEARED
;HERE BY THE USE OF AUTO-INCREMENT MODE
;OF ADDRESSING.
;
BUFCLR: MOV #BUFFER,R1
      CLRLP: CLR (R1)+
      CMP R1,#BUFEND
      BLO CLRLP
      MOV #BUFFER,R1

```

```

;
;#BUF3 IS THE ADDRESS OF THE BUFFER FOR
;CHANNEL 10.  IT IS CLEARED HERE.
;
      MOV #BUF3,R4
CLRLP3: CLR (R4)+
      CMP R4,#BUFED3
      BLO CLRLP3
;
;#BUF2 IS THE ADDRESS OF THE BUFFER FOR
;CHANNEL 14.  IT IS CLEARED HERE.
;
      MOV #BUF2,R4
CLRLP2: CLR (R4)+
      CMP R4,#BUFED2
      BLO CLRLP2
      MOV #BUF2,R4
;
;SET THE OVER RANGE INTERRUPT VECTOR.
;
      MOV #INTR2,@#300
      MOV #100,@#302
;
;SET THE A/D STATUS REGISTER AND INTERRUPT
;VECTOR.
;
      MOV #7520,@#170400
      MOV #INTR,@#400
      MOV #100,@#402
;
;SET THE REAL TIME CLOCK BUFFER AND WAIT
;FOR A LINEFEED TO START THE SOLUTION.
;
      MOV #-226,@#170422
      .PRINT #MSG4
      .TTYIN
;
;START THE ANALOG COMPUTER BY PULSING THE
;AUTO-OPERATE BIT.

```

Meenah Bond
25% COTTON FIBER


```

;
      MOV #100000,@#167772
      CLR @#167772
;
;START THE REAL TIME CLOCK AND ENABLE THE
;OVER RANGE CIRCUITRY INTERRUPT.
;
      MOV #31,@#170420
      MOV #100,@#167770
;
;WAIT FOR AN INTERRUPT FROM EITHER THE A/D
;CONVERTER OR THE OVER RANGE CIRCUITRY.
;
      WAIT: WAIT
;
;IF THE PROGRAM IS TO STOP, THE A/D CONVERTER
;STATUS REGISTER WILL BE ZERO.
;
      CMP @#170400,#0
      BNE WAIT
;
;THE SOLUTION IS TO BE STOPPED.
;SET A NEW FREQUENCY ON THE TIMER AND CHANGE
;THE A/D INTERRUPT VECTOR.
;
      MOV #20,@#170420
      MOV #INTR3,@#400
;
;LOAD #BUF3 INTO R4 TO USE IN AUTO-INCREMENT
;MODE TO SAVE THE AMPLIFIER OUTPUTS.
;
      MOV #BUF3,R4
;
;LOAD THE OVER RANGE CIRCUITRY MULTIPLEXER
;WITH ADDRESS ZERO. RESET REAL TIME CLOCK
;BUFFER, SET A/D STATUS REGISTER, AND ENABLE
;THE REAL TIME CLOCK.
;
      MOV #600,@#167772

```

Neenah Bond
25% COTTON FIBER

75

```
MOV #-300,@#170422
MOV #5120,@#170400
INC @#170420
;
;WAIT FOR AN INTERRUPT FROM THE A/D CONVERTER.
;
WAIT2: WAIT
;
;CHECK TO SEE IF THE OUTPUTS OF ALL THE
;AMPLIFIERS HAVE BEEN STORED.
;
CMP #660,@#167772
BNE WAIT2
;
;ALL THE AMPLIFIER OUTPUTS HAVE BEEN STORED.
;CLEAR THE A/D CONVERTER AND REAL TIME CLOCK
;STATUS REGISTERS.
;
CLR @#170400
CLR @#170420
;
;OUTPUT THE BUFFER CONTENTS TO DISK.
;
.WRITW #AREA,#0,#BUFFER,#400,BLOCK
.CLOSE #0
.WRITW #AREA2,#1,#BUF2,#400,BLOCK
.CLOSE #1
.WRITW #AREA3,#2,#BUF3,#400,BLOCK
.CLOSE #2
.PRINT #MSG5
;
;RETURN TO MONITOR.
;
.EXIT
;
;THIS INTERRUPT ROUTINE IS CALLED WHEN AN
;OVER RANGE INTERRUPT OCCURS. THE A/D
;CONVERTER STATUS REGISTER IS CLEARED AND THE
;INTERRUPT FOR THE OVER RANGE CIRCUITRY IS
```

‡DISABLED.

‡

```
INTR2: CLR 170400
      CLR @#167770
      RTI
```

‡

‡THIS INTERRUPT ROUTINE IS CALLED WHEN THE
‡SOLUTION IS BEING STOPPED AND AMPLIFIER
‡VOLTAGES ARE BEING READ IN. THE OVER RANGE
‡MULTIPLEXER ADDRESS IS INCREMENTED AND THE
‡VALUE IN THE A/D CONVERTER BUFFER IS STORED.

‡

```
INTR3: INC @#167772
      MOV @#170402,(R4)+
      RTI
```

‡

‡THIS INTERRUPT ROUTINE IS USED TO ACQUIRE
‡DATA. IT ALSO CHECKS THE DATA FOR THE TEST
‡VOLTAGE AND STOPS THE SOLUTION IF IT IS
‡EXCEEDED.

‡

‡THE A/D BUFFER IS READ AND COMPARED TO THE
‡TEST VOLTAGE. IF IT IS LOWER, BRANCH TO CNTUE.

‡

```
INTR: MOV @#170402,R2
      CMP R2,@#TEST
      BLE CNTUE
```

‡

‡IF HIGHER, HALT THE ANALOG COMPUTER, SAVE
‡THE A/D CONVERTER STATUS REGISTER, AND CLEAR
‡THE A/D CONVERTER AND REAL TIME CLOCK STATUS
‡REGISTERS.

‡

```
MOV#400,@#167772
MOV @#170400,@#SAVE
CLR @#170400
CLR @#170420
```

‡

‡LOAD TEST WITH A HIGH VALUE SO THAT THE TEST


```

;WILL NOT BE POSITIVE AGAIN.
;
      MOV #10000,@#TEST
;
;PRINT MSG6 AND WAIT FOR A CHARACTER TO BE
;INPUT FROM THE CONSOLE.
;
      .PRINT #MSG6
      CLR @#177560
      LOOP: TSTB @#177560
            BPL LOOP
;
;READ IN THE CHARACTER AND COMPARE IT TO "Y".
;IF IT IS NOT A "Y", BRANCH TO RETURN. THE
;A/D CONVERTER STATUS REGISTER HAS BEEN
;CLEARED AND THUS THE SOLUTION WILL BE
;STOPPED.
;
      MOV @#177562,R5
      MOV #100,@#177560
      CMP R5,#331
      BNE RETURN
;
;THE SOLUTION IS TO CONTINUE. RESET THE A/D
;CONVERTER STATUS REGISTER AND PULSE THE
;AUTO OPERATE BIT OF THE OVER RANGE CIRCUITRY
;TO RESTART THE SOLUTION. THE REAL TIME CLOCK
;IS ALSO RESTARTED.
;
      MOV @#SAVE,@#170400
      MOV #100000,@#167772
      CLR @#167772
      MOV #31,@#170420
;
;TEST TO SEE WHAT CHANNEL THE DATA CAME FROM.
;IF FROM CHANNEL 15, BRANCH TO FIRST.
;
      CNTUE: CMP @#170400,#7520
            BEQ FIRST

```



```

;
;CHANGE THE CHANNEL AND STORE THE A/D
;CONVERTER BUFFER REGISTER IN THE BUFFER FOR
;CHANNEL 14.
;

```

```

        INCB @#170401
        MOV R2,(R4)+
        BR RETURN

```

```

;
;CHANGE THE CHANNEL AND STORE THE A/D
;CONVERTER BUFFER REGISTER IN THE BUFFER FOR
;CHANNEL 15.
;

```

```

        FIRST: MOV R2,(R1)+
                DECB @#170401

```

```

RETURN: RTI

```

```

        TEST: 0

```

```

BUFFER: . = .+1000

```

```

BUFEND:

```

```

DEFEXT: 0

```

```

        0

```

```

        0

```

```

        0

```

```

BLOCK: 0

```

```

        AREA: . = .+12

```

```

        BUF2: . = .+1000

```

```

BUFED2:

```

```

DEFX2: 0

```

```

        0

```

```

        0

```

```

        0

```

```

        AREA2: . = .+12

```

```

        BUF3: . = .+1000

```

```

BUFED3:

```

```

DEFX3: 0

```

```

        0

```

```

        0

```

```

        0

```

```

        AREA3: . = .+12

```

```

SAVE: 0
MSG1: .ASCII /INPUT THE NAMES OF THE THREE /
      .ASCII /OUTPUT FILES IN THE FOLLOWING/
      .ASCII / WAY./
      .BYTE 15,12,12
      .ASCII /DX1:FNAME1.DAT,DX1:FNAME2.DAT/
      .ASCII /,DX1:FNAME3.DAT=/
      .BYTE 15,12,12
      .ASCII /THE FIRST FILE IS FOR /
      .ASCII /CHANNEL 15./
      .BYTE 15,12
      .ASCII /THE SECOND FILE IS FOR /
      .ASCII /CHANNEL 14./
      .BYTE 15,12
      .ASCII /THE THIRD FILE IS FOR /
      .ASCII /CHANNEL 10./
      .BYTE 15,12,12,200
      .EVEN
MSG4: .BYTE 15,12
      .ASCII /ON THE ANALOG COMPUTER HIT/
      .ASCII / RESET. LET THE VALUES/
      .BYTE 15,12
      .ASCII /SETTLE IN AND HIT OPERATE./
      .ASCII / NEXT INPUT A LINEFEED TO /
      .BYTE 15,12
      .ASCII /START THE SOLUTION./
      .BYTE 15,12,12,200
      .EVEN
MSG5: .ASCII /THE SOLUTION HAS BEEN STOPPED /
      .ASCII /BY PROGRAM CONTROL OR DUE TO/
      .BYTE 15,12
      .ASCII /AN OVER RANGE INTERRUPT. /
      .BYTE 12,15
      .ASCII /THE END VALUES OF ALL AMPLIF/
      .ASCII /IERS ARE STORED IN THE /
      .BYTE 15,12
      .ASCII /OUTPUT FILE ASSIGNED TO/
      .ASCII / CHANNEL 10. /
      .BYTE 15,12,12,200

```

```
.EVEN
MSG6: .ASCII /THE TEST VOLTAGE HAS BEEN /
      .ASCII /EXCEEDED.  TO RESTART THE /
      .BYTE 15,12
      .ASCII /SOLUTION INPUT A 'Y'.  /
      .BYTE 15,12
      .ASCII /TO STOP THE SOLUTION HIT /
      .ASCII /ANY OTHER CHARACTER./
      .BYTE 15,12,12,200
      .EVEN
DEVSPC:
      .END START
```

REFERENCES

1. Peterson, Gerald R., Basic Analog Computation, New York, N.Y.: The Macmillan Company, 1967.
2. Hyndman, D. E., Analog and Hybrid Computing, New York, N.Y.: Pergamon Press, 1970.
3. Kochenburger, Ralph J., Computer Simulation of Dynamic Systems, Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1972.
4. Gerald, Curtis F., Applied Numerical Analysis, Reading, Mass.: Addison-Wesley Publishing Company, 1973.
5. LSI11 PDP11/03 Processor Handbook, Maynard, Mass.: Digital Equipment Corporation, 1975.
6. ADV11-A, KWV11-A, ADV11-A, DRV11 User's Manual, 1st ed., Maynard, Mass.: Digital Equipment Corporation, 1976.
7. Microcomputer Handbook, Maynard, Mass.: Digital Equipment Corporation, 1976.
8. D'Azzo, John J., and Houpis, Constantine H., Linear Control System Analysis and Design: Conventional and Modern, New York, N.Y.: McGraw-Hill Book Company, 1975.
9. Analog Switches and Their Applications, Santa Clara, Calif.: Siliconix Incorporated, 1976.
10. "Recent IC Announcements", Computer Magazine, Los Angeles, Calif.: Institute of Electrical and Electronics Engineers, Volume 10, Number 12, December, 1977, p. 140.
11. TR-48 Analog Computer Operators Manual, Long Branch, N.J.: Electronic Associates, Inc., 1963.
12. TR-48 Maintenance Manual Drawings, Volume II, Long Branch, N.J.: Electronic Associates, Inc., 1964.
13. TR-48 Maintenance Manual, Long Branch, N.J.: Electronic Associates, Inc., 1964.
14. RT-11 System Reference Manual, Maynard, Mass.: Digital Equipment Corporation, 1976.

N378 Horning, Robert Joseph
H783 Improving an analog
cop.2 computer by adding digital
 electronics and a digital
 computer interface

DATE	ISSUED TO
SEP 15	[REDACTED]
	N37 H78. <i>Cap</i>

N378
H783
Cap 2